Abstract-The effective number of bits of an analogue-todigital converter (ADC) is not only limited by the quantisation step inaccuracy but also by sampling time uncertainty. According to a commonly used model, timing jitter errors should not introduce a sampling error bigger than 1 quantisation level for full swing input signals at a frequency equal to half the sample rate. This results in unfeasible phase noise requirements for the sampling clock in software radio receivers with direct RF sampling as in figure 1. This paper explores the clock jitter requirements for a software radio application, using a more realistic model found in the literature and taking into account the power spectrum of both the input signal and the spectrum of the sampling clock jitter. Using this model, we show that the clock jitter is not the limiting factor in the feasibility of software radio receivers.
I. INTRODUCTION
As opposed to a conventional single-standard receiver, a software radio is designed to receive signals from multiple standards. This flexibility is achieved by performing most of the signal processing in software. Because software runs on digital hardware and radio waves are analogue by nature, an analogue-to-digital converter (ADC) has to be included. An example of a software radio front-end is shown in figure 1 . We are researching various software radio receiver architectures, in cooperation with colleagues from our university's signals and systems group [1] .
Various radio standards use different portions of the radio spectrum. Enabling reception of signals from various radio standards thus necessitates a large RF input bandwidth, and because of this, a high sampling rate.
In this large bandwidth, many signals will exist, some weak, some potentially very strong. The resolution of an ADC is determined by the difference in power levels between the strongest signal present at the input and the quantisation noise level. Because weak signals have to be converted in the presence of very strong ones, the required ADC resolution is also very high.
ADCs combining the bandwidth and resolution required for software radios capable of receiving modern wireless standards are at present unfeasible and/or consume too much power. Nevertheless, it is interesting to analyze their clock jitter requirements, to show that clock jitter is not an obstacle for these ADCs.
As will be shown in secion II-A, according to a commonly used model for white ADC clock jitter [2] , the resolution directly affects the clock jitter requirements, resulting in very stringent numbers. Better jitter models are available in the literature, e.g. [3] , [4] , [5] . Section II-B will show such a model. In this paper, we show that using this more realistic model, taking into account the spectra of both the input signals and the sampling clock jitter, sampling clock jitter requirements can be relaxed. Section III shows an example of a software radio receiver, where numeric results signify the relevance of the more realistic ADC model. Finally, section IV will present some conclusions. In this section, effects of jitter in the sampling clock will be analysed. First, a commonly used model will be presented. This is followed by a more precise model.
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A. ADC -White-noise model
Consider an incoming signal s(t). Ideally, the sampled version of this signal with sample rate 1/τ sτ (k) is constructed as follows.
Due to sampling jitter however, an error will be introduced, as can be seen in figure 2 . The sampled signal can now be calculated as follows (for small ∆t).
This signal consists of a sampled version of the input signal s(t) plus an error signal. This error is generally assumed to have a white spectrum [2] . If this is the case, and assuming a full swing harmonic input signal at the maximum input frequency BW, the following relation between required RMS jitter and resolution can be derived.
Here n is the resolution of the ADC and M is the oversampling ratio [6] . Using this equation, the required RMS jitter can be calculated for a given resolution. For software radio applications this yields clock 0-7803-8521-7/04/$20.00 (C) 2004 IEEE jitter requirements that are not achievable with currently available (integrated) clock sources. Our calculations indicate that for instance a software radio capable of implementing a Hiperlan/2 receiver would require roughly 11 fs RMS jitter for the ADC sampling clock. Equation 3 is based on the assumption that the error signal that results from sampling jitter is white. This would be a valid assumption, when at least one of ∆t(t) and ∂ ∂t s(t) in equation 2 were white. However, in software radios both are usually non-white, as we show below.
B. ADC -More realistic model
The input spectrum of a receiver is not known in general, but wireless communication standards normally specify the level of interfering signals that have to be tolerated. Figure 3 for example shows the blocking levels for Hiperlan/2 [7] . Interfering signals that are close in frequency to the wanted signal have far lower power levels than those further away. Thus, s(t) is not white, and neither is ∂ ∂t s(t). Furthermore, ∆t(t) usually is not white either. When the sampling clock is derived from a synthesizer containing an LC oscillator, ∆t(t) can be assumed to have a f −2 power spectrum outside the synthesizer loop bandwidth [8] .
Because both the input signal and the jitter are non-white, the error signal is in general also non-white. As seen in equation 2, the error signal ∆sτ (k) is the time derivative of the input signal ∂ ∂t s(t) multiplied with the sampling time error ∆t(kτ ):
Taking the discrete-time Fourier transform (DTFT) of both sides:
where F denotes the DTFT and denotes convolution. This is result is also obtained in [3] , [9] . For a harmonic input signal s(t) = A sin(ωint) this becomes:
Due to its f −2 nature, most energy in ∆t(kτ ) is at low frequencies. Knowing that in the frequency domain this is convoluted with the derivative of the input signal leads to the following.
1) The convolution operation in equation 5 shifts the jitter spectrum F (∆t(kτ )) to the frequencies of input signals. Therefore, the jitter-induced error in the output is concentrated around these frequencies. 2) Input signals with higher power are surrounded by more jitterinduced error in the output than input signals with lower power, due to the linearity of the convolution operation. 3) Input signals of higher frequencies are surrounded by more jitter-induced error in the output than signals at lower frequencies, because of the frequency dependent effect of δ δt s(t). This is in accordance with the results in [5] . Because the jitter-induced output error is not white, but concentrated around the frequencies with the strongest input signals, it is less of a problem in the frequency band of interest.
III. EXAMPLE
To illustrate the difference between the two ADC models, a numeric example will be shown. A software radio receiver capable of receiving different WLAN standards has been chosen for this. This receiver will be used for reception of Hiperlan/2 signals.
The RF filter at the input (see figure 1 ) will pass signals from around 2 GHz to around 6 GHz, since most WLAN standards are In-band and out-of-band blocking levels for HiPerLAN/2 [7] , together with the level of the wanted signal (solid bar at f0) during blocking tests. Note: frequency axis is not entirely to scale. in either the 2.4 or 5.5 GHz bands. We will show the required sampling clock jitter first as estimated using the white-noise model, and then as estimated using the second model.
In order to meet Hiperlan/2 requirements, the resolution according to the first model can be calculated as follows. The largest signal level at the input at which the desired signal still has to be demodulated is 0 dBm according to [7] (see figure 3) . The noise level that is still acceptable to the demodulator is 10 dB above thermal noise, so −164 dBm/Hz or −68 dBm in a 4 GHz bandwidth. If we allow all the noise in the receiver to be caused by quantisation in the ADC, this requires a resolution of 11 bits. Using these numbers in equation 3 results in If we use the more realistic ADC model however, results are different. Figure 4 shows the output spectrum of an ADC, with four different input signals. The levels of these signals were taken to be the blocking levels as shown in figure 3 , at the frequencies where their impact is most severe (2.4, 5.06, 7.1 and 12.98 GHz).
It is clear from figure 4 that the strongest signal (0 dBm at 2.4 GHz), which was a key factor in the first model, has no effect in the second model. Because of this, requirements are more relaxed.
The RMS jitter of the sampling clock used for figure 4 was 5 ps, with a flat power spectrum up to 100 kHz from the carrier and a f −2 roll-off above that. This shows that the more realistic model yields far more feasible requirements than the first model (5 ps RMS jitter instead of 11 fs).
IV. CONCLUSIONS
Deducing effects of clock jitter on sampling cannot be done with knowledge of only the RMS time jitter. Much more can be said, when the spectrum of the jitter is known as well.
Combining knowledge of the jitter spectrum with knowledge of the spectrum of the input signal, can lead to more accurate and far more relaxed estimates for clock jitter requirements in ADCs, in the example shown by more than two orders of magnitude.
Although at present many issues stand in the way of practical software radios, ADC clock jitter is not as severe a problem as often thought.
